In this paper, new schemes for a squarer, multiplier and divider of complex numbers are proposed. Traditional structural solutions for each of these operations require the presence some number of general-purpose binary multipliers. The advantage of our solutions is a removing of multiplications through replacing them by less costly squarers. We use Logan's trick and quarter square technique, which propose to replace the calculation of the product of two real numbers by summing the squares. Replacing usual multipliers on digital squares implies reducing power consumption as well as decreases hardware circuit complexity. The squarer requiring less area and power as compared to general-purpose multiplier, it is interesting to assess the use of squarers to implementation of complex arithmetic.
Introduction
Today, mathematical operations with complex numbers are commonly used in numerous computer science applications, such as, digital signal and image processing, telecommunication, wireless data transmission, computer games and 3D machine graphics that require data processing in real time [1] [2] [3] [4] . Many algorithms for computing convolutions, correlations, fast orthogonal transforms, etc. require complex-valued data processing. In today's processors it is quite common to have hardware implementation of all basic operations on real-valued operands. To our knowledge, there are no implementations of complex-valued squaring, multiplication and division at the hardware level on conventional processors. With a permanent increase in capacity of integrated circuits, it is timely to consider hardware-based implementation of an extended set of operations. In complex-valued arithmetic the most time and area consuming operations are squaring, multiplication and division because these operations contains real-valued multiplications and in the latter case -real-valued divisions. In turn, multiplication and division of two real numbers are also more time and area consuming operations than addition or subtraction of real numbers. What is more, the division is even more complicated and expensive than multiplication. Thus, it can be argued that the implementation complexity of these operations is quite high. It can be shown that the complexity of the hardware implementation of the listed operations can be reduced by replacing the multipliers by the squaring units. It should be noted that squares are a special case of multiplication where both operands are identical. For this reason designers often use general-purpose multipliers to implement the squaring units by connecting a multiplier's inputs together. Even though using general-purpose multipliers that are available as part of design packages reduces design time, it results in increased area and power requirements for the design [5] . Meanwhile, since the two operands are identical, some rationalizations can be made during the implementation of a dedicated squarer. In particular, unlike the general-purpose multiplier a dedicated squaring unit will have only one input, which allows to simplify the circuit. The article [6] shows that the dedicated squaring unit requires less than half whole amount of the logic gates as compared to the general-purpose multiplier. Dedicated squarer is area efficient, consumes less energy and dissipates less power as compared to general purpose multiplier. Proceeding from what has been said, we can conclude that the use of squaring units in the hardware implementation of complex-valued operations can be unusually effective.
Next, we will consider issues related to the hardware implementation of the main complex-valued operations using squaring units. Moreover, we will mean by default that we are talking about a completely parallel implementation of the proposed schemes, when each arithmetic operation is implemented by separate arithmetical unit.
Preliminaries
A complex number can be squared by multiplying by itself. Then in mathematical terms, such operation can be expressed as
It is well known, that complex multiplication requires four real multiplications and two real additions, because:
So, we can observe that the direct computation of (2) requires four real multiplications and two real additions.
By 1805 Gauss had discovered a way of reducing the number of real multiplications to three. Then, it is possible to perform the complex multiplication with three real multiplication and five real additions, because [7] :
To compute the quotient of two complex numbers, we multiply the numerator and denominator by the complex conjugate of the denominator: 
In 1971, Logan noted that the multiplication of two real numbers can be performed using the following expression [8] :
Another trick for multiplication of two real number is the socalled quarter square method [9] . The quarter square multiplication can be expressed as.
Applying these two methods and replacing the multiplication by calculating the squares, the hardware complexity of implementing squaring operations, multiplication and division of complex numbers can be reduced. In the next part of the article such an opportunity will be shown.
The schemes
Let we apply Logan's trick to the calculation of the square of a complex number. Let 1 1 jb a  is a complex number. Then the procedure for calculation of square of a complex number, represented in compact matrix notation, can be written as follows: , d is an imaginary part of complex number product respectively. Fig. 2 shows a scheme for multiplying two complex numbers using squaring units. The rectangles indicate the operations of multiplication by the matrices 2 H . [11] . Fig. 3 shows a schematic diagram for calculation of quotient of two complex numbers using squaring units. Tables 1 and 2 show the nomenclature and the number of arithmetic units that are necessary for the hardware implementation of the described complex-valued operations in the case of using the traditional arithmetic units and in the case of using the squaring units, respectively. Analyzing these data, it is easy to verify that in some cases the hardware implementation of the proposed schemes is more efficient than the hardware implementation using traditional arithmetic blocks. 
Implementation complexity

Conclusion
The article presents three new schemes for fully parallel hardware implementation of basic complex arithmetic operations, namely: squaring, multiplication and division using squaring units. To reduce the hardware complexity (number of two-operand multipliers), we exploit the Logan's identity and quarter square method for replacing the binary multipliers by the squaring units. If the requirements for the speed of solving the task are not high, then in order to minimize the chip area and reducing power consumption, only one squaring unit can be reused many times. We provide an opportunity for an inquisitive reader to make sure of the effectiveness of the proposed solutions independently.
